Electrical Engineer - Manufacturing

<div class="content-intro"><p>Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century’s most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold. Anduril’s family of systems is powered by Lattice OS, an AI-powered operating system that turns thousands of data streams into a realtime, 3D command and control center. As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.</p></div><p><strong><span data-contrast="auto">Anduril’s Manufacturing Engineering team is responsible for rapidly iterating, scaling,</span></strong><span data-contrast="auto"> and sustaining cutting-edge defense hardware, including autonomous flight vehicles, intelligent ground systems, radar, and sensor payloads. We bridge the gap between complex electrical architecture and physical hardware production.</span><span data-ccp-props="{}"> </span></p>

<p><span data-contrast="auto">As an </span><strong><span data-contrast="auto">Electrical Manufacturing Engineer</span></strong><span data-contrast="auto">, you will serve as the technical authority for Circuit Card Assemblies (CCA/PCBA), embedded electronics manufacturing, and production test definition across both New Product Introduction (NPI) and rate production. You will embed with hardware design teams to drive rigorous </span><strong><span data-contrast="auto">Electrical DFM/DFA/DFT</span></strong><span data-contrast="auto">, define manufacturing test coverage and strategies to guide dedicated test engineering teams, lead embedded hardware bring-up on the line, and partner with world-class Electronics Manufacturing Services (EMS) suppliers to achieve high-yield, mission-critical reliability.</span><span data-ccp-props="{}"> </span></p>

<p><span data-contrast="auto">If you are a hands-on electrical problem-solver who understands hardware at the silicon, board, and systems level—and wants to build scalable manufacturing processes for next-generation defense systems—this role is for you.</span><span data-ccp-props="{}"> </span></p>

<p><span data-ccp-props="{}"> </span><strong><span data-contrast="auto">WHAT YOU'LL DO</span></strong><span data-ccp-props="{}"> </span></p>

<ul>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1"><strong><span data-contrast="auto">PCBA Design for Manufacturability & Assembly (DFM / DFA):</span></strong><span data-ccp-props="{}"> </span>

<ul>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1"><span data-contrast="auto">Partner directly with Electrical Hardware Design Engineers during schematic capture and layout to optimize complex multilayer rigid and rigid-flex boards for automated SMT production.</span><span data-ccp-props="{}"> </span></li>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1"><span data-contrast="auto">Review board layouts in Altium Designer, Cadence Allegro, or Mentor Graphics to verify pad geometries, solder mask dams, trace clearances, via-in-pad plating, and component spacing to maximize assembly yields.</span><span data-ccp-props="{}"> </span></li>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="1" data-aria-level="1"><span data-contrast="auto">Review component footprint, connector section, and active IC packages to ensure manufacturability and functionality with production processes.</span> <br><span data-ccp-props="{}"> </span></li>

</ul>

</li>

</ul>

<ul>

<li><strong><span data-contrast="auto">Production Test Strategy & Process Definition:</span></strong><span data-ccp-props="{}"> </span>

<ul>

<li><span data-contrast="auto">Ensure the manufacturing test strategy across board and sub-assembly levels are executable. In-Circuit Testing (ICT bed-of-nails), flying probe, boundary scan (JTAG), and connectorized functional verification tests (FVT). Establish test limits, pass/fail criteria, and fault-coverage metrics to hand off to the Manufacturing Test Engineering team.</span></li>

<li>Design for Testability (DFT): Partner with Electrical Design Engineers during schematic capture and layout to drive strict DFT guidelines—ensuring adequate test point density, probe access, net observability, and connector accessibility required for production test fixtures.</li>

<li>Test Sequence & Process Integration: Define standard test processes, routing sequences, and flashing/calibration workflows for the factory floor. Work closely with the Manufacturing Test Engineering team to ensure their automated test fixtures, instrumentation racks, and software suites integrate seamlessly into production line routings and MES data tracking.</li>

<li>Test Failure Disposition & Testability Feedback: Analyze production test yield fallout and telemetry to identify whether failures stem from component defects, SMT process variation, or test fixture/coverage escapes, feeding actionable data back into the test and design loops.<span data-ccp-props="{}"> </span></li>

</ul>

</li>

</ul>

<ul>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1"><strong><span data-contrast="auto">Embedded Hardware Bring-Up, Firmware, & Automation:</span></strong>

<ul>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Develop and utilize diagnostic scripts in Python and Bash to exercise board interfaces, log diagnostic telemetry, and support hardware verification during initial manufacturing bring-up.</li>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Support initial board bring-up on the manufacturing line across modern embedded compute platforms, such as AMD/Xilinx Zynq UltraScale+ SoCs, ARM Cortex processors, and high-speed memory interfaces.</li>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Define production flashing, secure-key provisioning, and interface validation procedures over embedded buses and protocols: MIL-STD-1553, PCIe, Ethernet, CAN, SPI, I2C, UART, and JTAG.</li>

<li data-leveltext="" data-font="Symbol" data-listid="1" data-list-defn-props="{"335552541":1,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"multilevel"}" data-aria-posinset="3" data-aria-level="1">Collaborate with Embedded Software, FPGA, and Test Engineering teams to specify low-level test hooks, firmware images (C/C++), or register-level diagnostic routines needed to validate hardware health.<span data-ccp-props="{}">&