Senior Electrical Engineer, FPGA Development
True AnomalyLong Beach, CA
seniorPosted 23 Sept 2026
Skills in this posting
- python
- c++
About the role
<div class="content-intro"><p class="ms-outlook-mobile-reference-message">Space is a warfighting domain. True Anomaly seeks those with the talent and ambition to build the technology that secures it.</p>
<p class="ms-outlook-mobile-reference-message"><u>OUR MISSION</u></p>
<p class="ms-outlook-mobile-reference-message">True Anomaly delivers decisive capabilities for space superiority. We build autonomous spacecraft, advanced payloads, mission software, and space-based interceptors — enabling the U.S. and its Allies to secure the space environment and counter threats from the ultimate high ground.</p>
<p class="ms-outlook-mobile-reference-message"><u>OUR VALUES</u></p>
<ul>
<li class="ms-outlook-mobile-reference-message"><strong>Be the offset.</strong><span class="Apple-converted-space">&nbsp;</span>We create asymmetric advantages with creativity and ingenuity.</li>
<li class="ms-outlook-mobile-reference-message"><strong>What would it take?</strong>&nbsp;We challenge assumptions to deliver ambitious results.</li>
<li class="ms-outlook-mobile-reference-message"><strong>It’s the people.</strong>&nbsp;Our team is our competitive advantage and we are better together.</li>
</ul></div><p><u>YOUR MISSION</u></p>
<p><span class="TextRun SCXW195834967 BCX0" lang="EN-US" data-contrast="auto"><span class="NormalTextRun SCXW195834967 BCX0">True Anomaly is&nbsp;</span><span class="NormalTextRun SCXW195834967 BCX0">seeking</span><span class="NormalTextRun SCXW195834967 BCX0">&nbsp;a talented and experienced Senior FPGA Developer to lead the architecture, implementation, and verification of complex FPGA-based systems for our spacecraft. In this role, you will own your technical domain end-to-end — from requirements capture and architecture definition through simulation, integration, and on-orbit support — while managing ambiguity and driving cross-team delivery with minimal oversight. You will define FPGA-to-CPU/SoC interface architectures, lead verification planning across full digital subsystems, and bring a system-aware perspective that balances performance, cost, and risk across disciplines. As a senior contributor, you will mentor peers, raise the technical bar across the team, and introduce&nbsp;</span><span class="NormalTextRun SCXW195834967 BCX0">new approaches</span><span class="NormalTextRun SCXW195834967 BCX0">&nbsp;to complex problems. You will collaborate closely with avionics, embedded software, and test teams to build high-reliability, radiation-tolerant firmware solutions that are fielded on real spacecraft.</span></span><span class="EOP SCXW195834967 BCX0" data-ccp-props="{}">&nbsp;</span></p>
<p><strong>RESPONSIBILITIES</strong></p>
<ul>
<li><span data-contrast="auto">Lead the architecture and implementation of complex FPGA systems with multiple clock domains, high-speed interfaces, and stringent reliability requirements</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Own end-to-end FPGA development: requirements capture, functional block definition, HDL coding, simulation, synthesis, timing closure, and hardware integration</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Lead multi-board digital backplane and payload data bus design, driving compliance, margin validation, and derating analysis</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Define and manage verification and validation plans for full digital subsystems, integrating FPGA verification activities with system-level test</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Define FPGA-to-CPU/SoC interface architectures and collaborate with embedded software teams on protocol design and integration</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Develop and integrate COTS and custom IP cores into complete, production-ready solutions</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Implement radiation mitigation strategies including TMR, ECC, and scrubbing for space applications</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Lead cross-team delivery of FPGA development milestones, managing dependencies and setting clear checkpoints</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Mentor peers and junior engineers, elevating design&nbsp;quality&nbsp;and development practices across the team</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Develop and&nbsp;maintain&nbsp;design documentation, ICDs, verification plans, and test reports</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Participate in all aspects of the product development lifecycle, from concept through production, integration, and launch</span><span data-ccp-props="{}">&nbsp;</span></li>
</ul>
<p><strong>QUALIFICATIONS</strong></p>
<ul>
<li><span data-contrast="auto">Bachelor's degree in Electrical Engineering, Computer Engineering, or related field</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">5+ years of professional experience in FPGA design and development</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Deep&nbsp;expertise&nbsp;in VHDL and/or Verilog and FPGA synthesis flows</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience with Microsemi/Microchip, Xilinx/AMD, or Intel/Altera FPGA families and associated toolsets</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience with simulation and verification tools such as&nbsp;ModelSim,&nbsp;QuestaSim, or similar</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience designing and implementing high-speed Ethernet interfaces in FPGA fabric, including MAC/PHY integration, UDP/TCP offload, and high-throughput data path design</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience with Layer 2 Ethernet switch development, including frame&nbsp;forwarding, VLAN handling, and port arbitration</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience with other high-speed serial interfaces (PCIe) and common bus protocols (SPI, I2C, UART)</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience with radiation mitigation techniques for space-grade digital logic</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Experience reading and interpreting electrical schematics and collaborating with hardware design teams</span><span data-ccp-props="{}">&nbsp;</span></li>
<li><span data-contrast="auto">Excellent written and verbal communication skills</span><span data-ccp-props="{}">&nbsp;</span></li>
</ul>
<p><strong>PREFERRED SKILLS AND EXPERIENCE</strong></p>
<ul>
<li>Experience with spacecraft FPGA development and space-qualified or radiation-hardened device families (PolarFire, ProASIC3, SmartFusion2, etc.)&nbsp;</li>
<li>Experience defining and executing FPGA-to-CPU/SoC interface architectures in collaboration with embedded software teams&nbsp;</li>
<li>Familiarity with SpaceWire and other spacecraft-specific data bus standards&nbsp;</li>
<li>Familiarity with signal integrity analysis and high-speed digital design practices&nbsp;</li>
<li>Exposure to software development in C, C++, or Python for firmware integration and test scripting&nbsp;</li>
<li>Knowledge of schematic capture tools (Altium Designer preferred)&nbsp;</li>
<li>Experience working in a fast-paced, startup environment or a similarly dynamic setting&nbsp;</li>
</ul>
<p><strong>COMPENSATION</strong></p>
<ul>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{&quot;335552541&quot;:1,&quot;335559685&quot;:720,&quot;335559991&quot;:360,&quot;469769226&quot;:&quot;Symbol&quot;,&quot;469769242&quot;:[8226],&quot;469777803&quot;:&quot;left&quot;,&quot;469777804&quot;:&quot;&quot;,&quot;469777815&quot;:&quot;hybridMultilevel&quot;}" data-aria-posinset="1" data-aria-level="1"><strong><span data-contrast="none">Base Salary: </span></strong><span data-ccp-props="{&quot;134233117&quot;:true,&quot;134233118&quot;:true,&quot;201341983&quot;:0,&quot;335559739&quot;:160,&quot;335559740&quot;:240}">$150,000-$220,000</span></li>
<li data-leveltext="" data-font="Symbol" data-listid="2" data-list-defn-props="{&quot;335552541&quot;:1,&quot;335559685&quot;:720,&quot;335559991&quot;:360,&quot;469769226&quot;:&quot;Symbol&quot;,&quot;469769242&quot;:[8226],&quot;469777803&quot;:&quot;left&quot;,&quot;469777804&quot;:&quot;&quot;,&quot;469777815&quot;:&quot;hybridMultilevel&quot;}" data-aria-posinset="1" data-aria-level="1"><strong><span data-contrast="none">Equity + Benefits</span></strong><span data-contrast="none"> including Health, Dental, Vision, HRA/HSA options, PTO and paid holidays, 401K, Parental Leave</span><span data-ccp-props="{&quot;134233117&quot;:true,&quot;134233118&quot;:true,&quot;201341983&quot;:0,&quot;335559739&quot;:160,&quot;335559740&quot;:240}">&nbsp;</span></li>
</ul>
<p><span data-ccp-props="{&quot;134233117&a
From True Anomaly's careers page on Greenhouse. See the original posting. OneProfile isn't the employer and doesn't take applications; you apply on their site.
